Single-Event Gate-Rupture (SEGR) in Vertical Double Diffused Metal-Oxide Semiconductor (VDMOS) power transistors exposed to a given heavy ion LET occurs at a critical gate bias that depends on the applied drain bias. A method of predicting the critical gate bias for nonzero drain biases is presented. The method requires as input the critical gate bias vs. LET for V DS = 0V. The method also predicts SEGR sensitivity to improve for larger gate-oxide thicknesses. All predictions show agreement with experimental test data.
Introduction
Single-Event Gate-Rupture can lead to power MOSFET failure in space. The SEGR process is initiated when a heavy ion strikes the device in the neck region. The neck region is the area between the p-body diffusions at the surface (see Figure 1 ). The ion strike creates a filament of electron-hole pairs. For an n-channel power MOS-FET, the generated holes drift toward the interface and the electrons toward the drain contact due to the electric field resulting from the positive drain bias. Upon reaching the interface, the holes start to `pile up' at the interface and `leak off', only slowly, toward the source contact. This pool of positive charge increases the electric field in the oxide, and when the field exceeds a critical value, oxide breakdown occurs. The collected holes then discharge through the oxide, heating the structure locally. If the breakdown current lasts long enough, a permanent short-circuit through the oxide results.
While progress has been made in empirically describing SEGR and modeling the mechanism [1] - [5] , its dependence on structural parameters has not been elucidated. In this work, a simple model that utilizes two dimensional ATLAS 1 simulations to predict SEGR breakdown condition for a given heavy ion LET is introduced. The predictions were used to investigate SEGR dependence on oxide thickness, LET of the incident ion, and the V GS versus V DS interrelation at rupture. A ``base-line'' cross section of the devices used in the 2-D simulations and in the experiments is illustrated in Figure 1 . Device details for the simulated VDMOS transistors were based on SSUPREM4 2 profiles for stripe geometry test structures that were built for experimental verification of oxide thickness dependence. The experimental data are reported fully elsewhere [3] . The following sections will further discuss the SEGR mechanism, present a methodology for predicting SEGR, and illustrate the excellent agreement between the prediction technique and experiment.
Prediction Methodology
In order to evaluate SEGR hardness of power DMOS transistors, it is common practice to find the threshold biasing condition in a given radiation environment (LET of incident ion given). Operating a DMOS device below this threshold biasing conditions (V DS , V GS ) guarantees safe operation whereas exceeding this threshold will result in gate rupture and, thus, destroy the DMOS transistor. One method to find these threshold biasing conditions is an experimental approach (see [2] , [3] ). However, these experiments are usually rather costly and time consuming. In this paper, we will show an alternative method to derive these threshold bias conditions by combining a fast and inexpensive prediction algorithm that utilizes 2-D simulation results (PISCES simulations) with measured oxide breakdown strength E cr vs. LET data for V DS = 0V. The method is based upon
where V GS = critical gate-to-source bias for SEGR, E trmax = maximum transient oxide field from 2-D simulation for V DS ≠ 0, E cr = experimental input for V DS = 0, and d OX = oxide thickness. Each of these components is now to be described in detail.
Modeling the Transient Oxide Field (V DS ≠ 0)
SEGR dependence on LET, gate-oxide thickness, and V GS versus V DS interrelation in VDMOS n-channel power transistors was investigated through 2-D simulations. For all simulations, the ion was assumed to traverse the device at normal incidence through the center of the neck region. In the simulations, we used cylindrical geometry and generated the charge due to the passing energetic ion as a charge cylinder with a Gaussian lateral distribution of characteristic length L = .07μm and uniform distribution in depth. Details of the simulation of the ion track are given in the Appendix.
An example of the transient oxide field obtained from 2-D simulations is shown in Figure 2 . Input data supplied by a user for the simulation includes structural dimensions of the test device, energy and spatial information of a traversing ion, and bias conditions for the device. The simulator then computes various physical quantities including potential distribution, electric fields, and carrier concentration profiles. The result of practical interest is a critical biasing condition for a VDMOS device that leads to SEGR (for a given LET value of the incident ion). A difficulty in applying our 2-D simulation results is that no oxide breakdown model is included in the simulations. We now describe how we have dealt with this problem.
If we assume the total charge generated in the oxide is small compared to the filament charge in the silicon, then the electric field in the oxide is the sum of a transient field component due to substrate charge collection effects (related to V DS [1] ) plus a DC field component due to V GS (see equation (2))
The DC part of the oxide field E DC can be calculated with the simulator for any given biasing condition when there is no ion strike (zero charge generation). E DC is approximately (neglecting work function differences)
For sufficiently negative V GS values (in n-channel devices), there is no dependence of E DC on V DS because the surface is inverted and the inversion layer places the Si/SiO 2 -interface on the same equipotential as the grounded body contact [4] . The simulated transient component of the oxide field, E tr , reaches its peak value within a few pico seconds after the charges due to the traversing ion are generated (see for example Figure  2 ). The transient field persists for a time of about 50ps which varies somewhat with LET and V DS .
One might expect that oxide transients of such short duration would not be as fully effective as a DC oxide field in causing SEGR. However, comparison of 2-D simulations at biasing conditions where SEGR was detected experimentally with experimental results indicated that failure occurs when the transient oxide field exceeds a critical value, E cr , made up of any combination of DC and transient components.
Using equation (5) for the LET-dependence of E cr , and the empirical assumption that transient and DC oxide field contribute on the same basis to E cr , it is simple to predict a critical gate-to-source bias V GS =V GScr that initiates SEGR for a given heavy ion LET and a given drainto-source bias V DS > 0.
DC Input Data (V DS = 0)
For DC applied fields and for normal incidence of the ion, Wrobel [5] measured the dependence of E cr on the ion's LET value. Equation (4) is Wrobel's empirical fit to experimental breakdown data on heavy-ion irradiated MOS-capacitors,
where LET is in MeV cm 2 /mg and E cr is in MV/cm. This fitting function is inaccurate for low LET values where it predicts that E cr is infinite as the LET value ap- E cr = 40.8 1 L E T proaches zero. A better fit to the data that agrees with the intrinsic breakdown value of E cr =E 0 for LET values of the incident ion approaching zero is,
where LET and B is in MeV cm 2 /mg and E cr and E 0 is in MV/cm. It is usually very difficult to measure the intrinsic breakdown field of a gate-oxide (LET=0) using MOS devices because the oxide usually tends to break down at a lower field strength at a defect related weak spot of the oxide. The breakdown location for irradiated oxides, on the other hand, will be at the strike location that usually does not coincide with a weak spot of the oxide. Therefore, to extract dielectric breakdown data of the gate-oxide (E cr vs. LET), the breakdown field for LET=0 will not be measured but extrapolated by fitting expression (5) through the experimental data points for LET>0. Applying this procedure to Wrobel's [5] experimental breakdown data yields E 0 = 11.1 MV/cm and B = 62.1MeV cm 2 /mg. The breakdown strength of different oxides varies somewhat due to different processing steps, and is a necessary input for our prediction algorithm. The solid line in Figure 3 was obtained by fitting equation (5) to the breakdown data for the devices used in this work E 0 = 9.1 MV/cm, B = 58.0 MeV cm 2 /mg) The symbols in Figure 3 correspond to experimental data points taken from the stripe line geometry DMOS transistors used in this work.
Outline of Method
Below, an outline is given that shows how to obtain a prediction for the maximum (critical) gate-to-source bias V GS that can be applied to a VDMOS power transistor for a given heavy ion LET with a specified drain-tosource bias V DS > 0. Exceeding this critical bias V GS will initiate SEGR and cause destruction of the device.
Define input deck for 2-D simulator ATLAS including:
• device geometry and dimensions.
• drain-to-source bias, V DS > 0, where corresponding critical gate-to-source bias, V GS , is sought.
• input parameters for charge distribution along the ion track (apply equations (A7) -(A10) shown in Appendix).
• arbitrary negative gate-to-source bias, V GS , sufficient to invert the surface (The transient portion of the oxide field due to substrate charge separation computed below does not depend on the choice of V GS at this point.)
2. Run ATLAS
• find the DC field component E DC (LET=0).
• initiate charge filament appropriate to the ion LET along ion strike path and continue with a transient simulation to compute oxide field versus time at the strike location.
• extract the peak field magnitude E p .
3. Compute peak magnitude of transient oxide field component (at given drain-to-source bias V DS )
4. Compute critical oxide field E cr for given LET of incident ion from equation (5).
5. Compute critical gate-to-source bias, V GS , (for given V DS and LET) with equation 1.
Simulation Results
Four different gate oxide thicknesses ranging from 50nm to 150nm as used in the experiments [3] were simulated. For every change in oxide thickness, the structure underneath the Si/SiO 2 -interface was left unchanged and only the thickness of the gate-oxide was adjusted to the desired value. The drain bias V DS was held at a bias of interest and the arbitrary value of the gate-to-source bias V GS was chosen between -6.5V and -28.5V (sufficiently negative to invert surface prior to the ion strike). Simulations were performed for three different incident ions (i.e., Nickel (LET = 26.6 MeVcm 2 /mg), Bromine (LET = 37.2 MeV cm 2 /mg), and Gold (LET = 82 MeV cm 2 /mg) ) and for all the various oxide thicknesses the critical oxide breakdown strength was taken from the data shown in Figure 3 . Figure 4 shows four snapshots from the transient simulation to illustrate the spacial migration of the charge filament in time.
Comparison of Predictions with Experiments
All experiments were performed at the Brookhaven National Laboratories (BNL) tandem Van de Graaff facility and are reported fully elsewhere [3] . Figure 5 shows the Figure 5 show experimental data points for five different gate-oxide thicknesses ranging from 50nm to 150nm. The solid lines in Figure 5 were obtained with our prediction algorithm. The predicted threshold biases are in excellent agreement with experimental data for all oxide thicknesses investigated in this work. Figure 6 shows the threshold biases V GS at a drain bias of V DS =30V as a function of LET to further verify the usefulness and potential of this prediction algorithm. Again, the predictions are in excellent agreement with experiments for all three different gate-oxide thicknesses.
Conclusion
A simple prediction method for SEGR using a 2-D device simulator was presented. This prediction method utilizes oxide breakdown information (i.e. SEGR data for V DS =0) to predict critical rupture biases (V GS , V DS ) for a given heavy ion LET on devices operated at a nonzero drain-to-source bias (i.e. V DS > 0 for n-channel device). Prediction results showing critical threshold conditions to initiate SEGR in DMOS power transistors are in excellent agreement with experimental data. The observed dependence of SEGR on V GS versus V DS , gate-oxide thickness, and the LET value of the incident ion confirm the prediction algorithm. Appendix Equation (A7) shows the mathematical form of the charge distribution, with r = radial direction, where r = 0 corresponds to the center of the track/neck region. Expressions (A8)-(A10) were used to calculate the carrier concentration per unit volume N 0 at the track center [7] . The charge distribution of the track is generated uniformly in depth. A more accurate representation of the charge generation along the ion track could be obtained by taking the energy loss of the ion along its path through the device into account. However, exten-sive 2-D simulations have shown that only the charges generated in approximately the first micron from the SiSiO 2 -interface contribute to the collected holes that raise the oxide field.
The charge column due to the traversing heavy ion was ramped up to its final value over a short time interval, t 0 =1fs. This was achieved by increasing the carrier generation rate constant locally in the track region and running a transient simulation up to t=t 0 . For t > t 0 , no further pair generation is allowed, and the electron/hole transport in the substrate is modeled using ATLAS. 
Notes

